张建伟

Personal Information

More  >>

Professor   Supervisor of Doctorate Candidates   Supervisor of Master's Candidates  

Profile

2024.4-今   感知与集成技术研究所 所长

2022-今      国家集成电路人才国家培训(大连)基地 主任

2024.3-今  大连理工大学—安捷伦科技公司集成电路测试联合实验室 主任

2021.6-2022.9  生物医学工程学院 副院长


研究方向为集成电路设计,包括数模混合MCU设计与验证;医疗芯片设计;脑机接口芯片设计;抗辐照集成电路设计;高性能路由查表芯片设计;AI加速器芯片设计;半导体传感器

 

社会兼职: 

1CCF会员,CCF体系结构专业委员会委员

2IEEE会员

32016-2024 International Conference on Computer and CommunicationsICCC)国际会议技术委员会委员,ICCC 2016-2023国际会议分会场主席。

4、辽宁省细胞生物学学会显微外科与细胞学研究专业委员会  副主任委员

5、担任IEEE TVLSITCASACM TODAES JCSC、《半导体学报》、哈工大学报等杂志审稿人,获哈工大学报(英文版)2016年优秀审稿专家称号。


获奖: 

1、获得2020年度福建省科技进步三等奖(第五)

 

主持项目:

1、芯片技术,国家重点项目子课题, 2022.10-2025.9,500万

2、磁共振(MR)兼容植入式心律转复除颤器(ICD)研发,国家重点研发计划子课题, 2022.11-2027.10,100万

3、数字电源控制芯片相关技术,横向,2021.11-2023.12,300万

4、200Gbps模拟CDR IP技术开发,横向, 2022.10-2024.10,300万元

5、基于ARM7处理器内核的SoC系统芯片设计,横向, 2022.3-2025.3,110万

6、张建伟等,多媒体IP模块技术开发,专利转化、100万,2022.8-2024.8

7“高性能路由交换芯片关键技术研究”,辽宁省2021年度提前下达中央引导地方科技发展专项资金,2021.1-2021.12,20

8、“高性能网络搜索引擎芯片关键技术研究”,大连市科技创新基金,2019.1-2021.1250

 

 

发表论文:

[1] Jianwei Zhang*, Haonan Yan, Application and Implementation of Convolutional Neural Network Accelerator Based on FPGA in Environmental Sound Classification, 2023 International Conference on Computer and Communication Systems (ICCCS),2023

[2] Jiasen Liu, Xiaogan Li, Jianwei Zhang*, etc., An Area-Efficient Design of Enhanced Space-Time Redundant DFF (IEST_TMR DFF), 2022 International Conference on Computer and Communication Systems (ICCCS),2022

[3]Jianwei Zhang, Fen Xu, Jinghu Li, A High-performance Hardware Accelerator for Sparse Convolutional Neural Network on FPGA,ICCC,2022

[4]Jianwei Zhang, Yi Yi, Yujie Zhi, Improved Design of I2S IP with Sidetone Signal Processing Capability (I2S_SC) for ASICs, ICCC,2022

[5] Jianwei Zhang, Houjia Cai, etc., A High Energy Efficiency and Low Resource Consumption FPGA Accelerator for Convolutional Neural Network, 2021 IEEE International Conference on Computer and Communications (ICCC)

[6]Zhang Jianwei, Cao xuefeng, etc., A Voltage Swing SelfAdjustable MatchLine Sensing Scheme for ContentAddressable Memories, 2020 IEEE International Symposium on Circuits and Systems (ISCAS), 2020, EI.

[7]Zhang Jianwei, Hantao, etc., Realtime Redundant Scrubbing (RRS) System for Radiation Protection on SRAMbased FPGA, 2020 International Conference on Computer and Communication Systems (ICCCS),2020, EI.

[8] Zhang Jianwei, Li yajun, etc., Radiation Hardened Design Based on TMR_5DFF for ASIC, 2019 IEEE International Conference on Computer and Communications (ICCC), pp 981986 , 2019.12, EI.

[9] Zhang Jianwei, Yangrui, etc., A ResourceSaving TCAM Structure Based on SRAM, 2019 IEEE International Conference on Computer and Communications (ICCC), 2019.12, pp365369, EI.

[10]张建伟,丁秋红,周彬,滕飞等,一种采用单双跳变的低功耗确定性BIST方案,哈尔滨工业大学学报,2016.11.0148(11)96~102EI

[11] 张建伟,滕飞,马万里,陈晓明等,一种基于Trie的流水式IP查找结构,微电子学与计算机,34(7),2017,pp70-74,中文核心

[12] 张建伟;潘阿成等,一种低功耗、抗软错误的TCAM系统设计,微电子学与计算机,2015-06,pp10-14,中文核心

[13] Jianwei zhang Shanxing Zheng etc, An OR-Type Cascaded Match Line Scheme for High- Performance and EDP-Efficient Ternary Content Addressable Memory, 2016 IEEE Nordic Circuits and Systems Conference2016.11.01- 2016.11.02 EI

[14]Jianwei Zhang, Cunlu Yin, Guoqiang Wu, etc, High-Frequency and ETP-Efficient Range-Matching Scheme, Circuits Systems and Signal Processing 12/2015; DOI:10.1007/s00034-015-0207-1, SCI, IF: 1.12

[15]Zhang Jianwei, Li Xiaogan, White Jeremy, Dutta Prabir K. Effects of Surface and Morphological Properties of Zeolite on Impedance Spectroscopy-Based Sensing Performance, SENSORS, 2012, 12(10), pp 13284-13294, SCI IF:1. 73

[16]Jianwei Zhang, Xiaodong He, etc. Effect of Tensile Strain on Thermal Conductivity in Monolayer Graphene Nanoribbons: A Molecular Dynamics Study. SENSORS. 2013; 13(7), pp 9388-9395SCIIF:1. 73

[17]Jian-Wei Zhang, Ming-Yan Yu, Bin-Da Liu, Xiao-Feng Huang. A High-Speed and EDP-Efficient Range-Matching Scheme for Packet Classification. IEEE Trans. Circuits Syst. II. 2009, 56(9):729-733, SCI, IF:1.436

[18]JianWei Zhang, Yi-Zheng Ye, Bin-Da Liu. A Current-Recycling Technique for Shadow-Match-Line Sensing in Content-Addressable Memories. IEEE Transactions on Very Large Scale Integration (VLSI) systems. 2008, 16(6):667-682. SCI, IF1.373

[19]JianWei Zhang, Yi-Zheng Ye, Bin-Da Liu, Jin-Bao Lan. A Cascaded Charge-Sharing Technique for Low-Power Match-Line Design in Content-Addressable Memories. Chinese Journal of Semiconductors, 2009, 30(6) :065009-1~065009-6. (EI)

[20]Jian-Wei Zhang, Yi-Zheng Ye, Bin-Da Liu, Feng Guan. Self-Timed Charge Recycling Search-Line Drivers in Content-Addressable Memories. in 2009 IEEE International Symposium on Circuits and Systems, 2009: 3070-3073. (EI)

[21]JianWei Zhang, Yi-Zheng Ye, Bin-Da Liu. A Low-power Technique Based on Charge Injection and Current-Saving Methods for Match-Line Sensing in Content-Addressable Memories. in proc. 2006 IEEE Asia-Pacific Conf. on Circuits and Systems. 2006: 1293-1296. (EI)

[22]JianWei Zhang, Yi-Zheng Ye, Bin-Da Liu. A New Mismatch-Dependent Low Power Technique with Shadow Match-Line Voltage-Detecting Scheme for CAMs. in Proc. 2006 International Symposium on Low Power Electronics and Design. 2006: 135-138. (EI)

 

专利

1、国家发明专利(已授权)

[1]张建伟,郑善兴,吴国强等,一种低匹配线电容的TCAM单元,2017.8.29授权,2015年申请,专利号:201510468136.X

[2]张建伟,郑善兴,吴国强等,一种或型级联匹配线结构,2017.8.29授权,2015年申请,专利号:201510465640.4

[3]张建伟,殷存禄,吴国强等 一种区间匹配CAM单元电路及其组成的RCAM存储器, 2017.6.1授权,2014.1月申请,专利号:ZL201410044641.7

[4]张建伟;赖志松;李晓干;陈晓明等,一种数字调控型ACW传输线结构,20158月授权,申请日: 2012.06.27,专利号: ZL201210213102

[5]张建伟,吴国强等,上升沿检测电路,2017.02.22授权,2014.5.23申请,授权号:ZL201410220541.5

[6]张建伟,丁秋红等,基于单双跳变的低功耗确定性BIST及种子压缩方法,2018.6.12授权,2016.01.30申请,专利号:ZL201610067190.8

[7]张建伟,吴国强等,查表型硬件搜索引擎,2017年申请,2020.8.4号授权,专利号:201711402362.3

[8]张建伟,吴国强等,紧凑查表型硬件搜索引擎及其数据转换方法,2017年申请,2020.9.29号授权,专利号:ZL201711402026.9

[9]张建伟,吴国强等,一种工艺变化自适应的低功耗CAM匹配线敏感装置,2017年申请,2020.7.24授权,专利号:ZL 2017 1 1323247.7

[10]张建伟,马万里等,一种基于TCAM的路由查找系统及其方法,2017年申请,2020.7.24授权,专利号:ZL 2017 1 0310664.1

[11]张建伟,李亚军等,TMR_5DFF结构的三模冗余抗辐照加固单元电路及其应用,2019.11年申请,2021.11.12授权,专利号:ZL 2019 1 1086132.X

 

2. 国际发明专利(已授权)

[1]张建伟,吴国强等,上升沿检测电路,韩国,发明专利,2017.03.09授权,2015.11.27申请,授权号:10-1716786

[2]张建伟等,Lookup-Table Hardware Search Engine,美国,发明专利,2020.10.10 授权,专利号:16/304607

[3]张建伟等, NAND Type Look-Table Hardware Search Engine,美国,发明专利,2022年 授权,专利号:US11,397,582 B2

 [4]张建伟等,Enhanced TL-TCAM Lookup-Table Hardware Search Engine,英国,发明专利,2023年授权,专利号:GB2608009

 [5]张建伟等,Enhanced TL-TCAM Lookup-Table Hardware Search Engine,美国,发明专利,2023.12年授权,专利号:US 11,837,266B2

 



3. 专利成果转化

 

[1]张建伟等,一种数字调控型ACW传输线结构,转让,2020年。

[2]张建伟等,基于单双跳变的低功耗确定性BIST及种子压缩方法,转让,2020年。

[3]张建伟等,一种或型级联匹配线结构,转让,2021

[4] 张建伟等,多媒体IP模块技术开发,授权,2022


Educational Experience

2003.9 2009.6

  • 哈尔滨工业大学
  • 微电子学与固体电子学
  • Doctoral Degree

Work Experience

2013.12 Now
  • 大连理工大学 电子科学与技术学院
  • 副教授
2009.12 2013.12
  • 大连理工大学 电子科学与技术学院
  • 讲师

Social Affiliations

Research Focus

  • MCU design and verification; Radiation-hardened IC design; High-performance  look-up table co-processor for router;  AI chip design; Bio-medical ASIC design