Current position: Home >> Scientific Research >> Patents

一种面向Verilog HDL设计的故障注入方法

Release Time:2019-10-10  Hits:

First Author: 王洁

Disigner of the Invention: 石霖,李浩然,陈伟浩,柳继伟

Application Number: CN201510599306.8

Authorization Date: 2015-09-19

Authorization Number: CN105302547A

Prev One:基于演化硬件的实时容错系统设计方法

Next One:基于演化硬件的实时容错系统设计方法
Recommended Ph.D.Supervisor Recommended MA Supervisor Institutional Repository Personal Page

Address: No.2 Linggong Road, Ganjingzi District, Dalian City, Liaoning Province, P.R.C., 116024

Click:Times MOBILE Version
The Founding Time : ..
The Last Update Time : ..

Mobile phone sweep