Current position: Home >> Scientific Research >> Patents

一种面向Verilog HDL设计的故障注入方法

Hits:

First Author:Wang Jie

Disigner of the Invention:柳继伟,陈伟浩,李浩然,石霖

Application Number:CN201510599306.8

Authorization Date:2015-09-19

Authorization number:CN105302547A

Pre One:基于演化硬件的实时容错系统设计方法

Next One:输送带防撕裂监测系统
Recommended Ph.D.Supervisor Recommended MA Supervisor Institutional Repository Personal Page

Address: No.2 Linggong Road, Ganjingzi District, Dalian City, Liaoning Province, P.R.C., 116024

Click : times
  • MOBILE Version
    •
    Open time:..
    The Last Update Time:..

    Mobile phone sweep