location: Current position: Home >> Scientific Research >> Paper Publications

High-Frequency and ETP-Efficient Range-Matching Scheme

Hits:

Indexed by:期刊论文

Date of Publication:2016-09-01

Journal:CIRCUITS SYSTEMS AND SIGNAL PROCESSING

Included Journals:SCIE、EI、Scopus

Volume:35

Issue:9

Page Number:3405-3417

ISSN No.:0278-081X

Key Words:CAM; ETP; High-frequency; Range-matching

Abstract:A dynamic-static mixed range-matching scheme is proposed, which significantly increases system clock frequency and reduces -Product (ETP). Furthermore, the range-matching cell adopted in the current scheme presents higher-speed performance although it uses two transistors less than the previous one. Using 1.2V SMIC 130 nm process, the proposed 16-bit range-matching word (RMW) can work in the minimal clock cycle of 0.753 ns. In case of 50 % duty cycle ratio and the minimal clock cycle, the ETP of proposed RMW is 5.947 fJ ns/bit/search.

Pre One:An OR-Type Cascaded Match Line Scheme for High-Performance and EDP-Efficient Ternary Content Addressable Memory

Next One:A Hybrid Scheme for Routing Lookup with Fast Updates Based on TCAMs