点击次数：

论文类型：会议论文

发表时间：2005-10-13

收录刊物：EI、CPCI-S、Scopus

卷号：2

页面范围：889-892

摘要：Blind source separation (BSS) has promising applications in many fields such as communications and biomedical engineering. It is often necessary to realize the BSS algorithm in real time. In this paper, field programmable gate arrays (FPGA) is used to implement the Information-maximization (Infomax) algorithm of BSS with a fixed-point number representation. A system design of the Infomax BSS algorithm in the case of 2 inputs and 2 outputs is presented by using the Quartus H, the DSP builder and the Simutink. Compared with ASIC design, FPGA implementation has many advantages including short development time, convenient design platforms and low costs.