个人信息Personal Information
教授级高工
硕士生导师
主要任职:控制科学与工程学院副院长
其他任职:大连理工大学电工电子国家级实验教学示范中心主任,大连理工大学电工电子国家级虚拟仿真实验教学中心主任
性别:男
毕业院校:德国卡尔斯普厄科技大学
学位:硕士
所在单位:控制科学与工程学院
学科:检测技术与自动化装置
办公地点:理工北门海山楼B1607
联系方式:QQ:1944765955
电子邮箱:wkaiyu@dlut.edu.cn
FPGA-based implementation of all-digital QPSK carrier recovery loop combining costas loop and maximum likelihood frequency estimator
点击次数:
论文类型:期刊论文
发表时间:2014-01-01
发表刊物:International Journal of Reconfigurable Computing
收录刊物:EI、Scopus
卷号:2014
ISSN号:16877195
摘要:This paper presents an efficient all digital carrier recovery loop (ADCRL) for quadrature phase shift keying (QPSK). The ADCRL combines classic closed-loop carrier recovery circuit, all digital Costas loop (ADCOL), with frequency feedward loop, maximum likelihood frequency estimator (MLFE) so as to make the best use of the advantages of the two types of carrier recovery loops and obtain a more robust performance in the procedure of carrier recovery. Besides, considering that, for MLFE, the accurate estimation of frequency offset is associated with the linear characteristic of its frequency discriminator (FD), the Coordinate Rotation Digital Computer (CORDIC) algorithm is introduced into the FD based on MLFE to unwrap linearly phase difference. The frequency offset contained within the phase difference unwrapped is estimated by the MLFE implemented just using some shifter and multiply-accumulate units to assist the ADCOL to lock quickly and precisely. The joint simulation results of ModelSim and MATLAB show that the performances of the proposed ADCRL in locked-in time and range are superior to those of the ADCOL. On the other hand, a systematic design procedure based on FPGA for the proposed ADCRL is also presented. ? 2014 Kaiyu Wang et al.