Hits:
First Author:Chengan Guo
Disigner of the Invention:梁志达
Affilication of Author(s):电子信息与电气工程学部
Application Number:ZL 201610397076.1
Pre One:基于CPU+GPU异构平台实现HEVC中熵编码环节的并行处理方法
Next One:基于CPU+GPU异构平台实现HEVC中熵编码环节的并行处理方法