location: Current position: Home >> Scientific Research >> Paper Publications

Random yield model in integrated circuit design

Hits:

Indexed by:期刊论文

Date of Publication:2013-07-13

Journal:Applied Mechanics and Materials

Included Journals:EI、CPCI-S、Scopus

Volume:397-400

Page Number:1837-1843

ISSN No.:9783037858431

Key Words:Yield; Random Defects; Spatial Distribution; Critical Area

Abstract:As feature dimension of integrated circuits (IC) come into nanometer nodes, yield problems caused by random defects get worse. Even with advanced process techniques, the yield could not achieve 100%. Accurate prediction of yield can point out the direction of process optimization, shorten the production cycle, reduce the production cost, and then increase profits. In this paper, some kinds of random defects which can influence random yield are summarized. Then some widely used yield models are outlined and the drawbacks of these models are analyzed. At last, an improved yield model is proposed with the combination of Poisson model and negative binominal model. This model which takes distributions of random defects into consideration is more flexible and accurate. It can be seen from the simulation results that comparing to those existing models, the improved model indeed has higher fidelity and more flexibility.

Pre One:Study on propagation characteristics of ultrasonic guided wave for EMAT sensor

Next One:Study on dispersion characteristics of ultrasonic guided wave