点击次数：

发布时间：2019-03-11

论文类型：会议论文

发表时间：2010-01-01

收录刊物：Scopus、EI

期号：PART 2

页面范围：159-162

摘要：A new hierarchical genetic algorithm for low-power network on chip (NoC) design is proposed in this paper. As 2D-mesh is a widely used NoC topology, this paper studies the optimization of mapping IP (intellectual property) cores onto regular and irregular 2D-mesh network while minimizing communication power consumption. Experimental results show that significant energy savings can be achieved. For instance, for a given application, up to 39% energy savings have been observed. ? 2010 IEEE.