Release Time:2019-03-12 Hits:
Indexed by: Journal Article
Date of Publication: 2018-11-01
Journal: MATERIALS LETTERS
Included Journals: SCIE
Volume: 230
Page Number: 76-76
ISSN: 0167-577X
Prev One:Study of Three-Dimensional Small Chip Stacking Using Low Cost Wafer-Level Micro-bump/B-Stage Adhesive Film Hybrid Bonding and Via-Last TSVs
Next One:Optimization and Characterization of Low-Temperature Wafer-Level Hybrid Bonding Using Photopatternable Dry Film Adhesive and Symmetric Micro Cu Pillar Solder Bumps