wvm4hpk5PIfcVrvaFJhFKoUI1i2R0cCwy1FUD8LvMCQXrvwX1zlT0nndkx0C
Current position: Home >> Scientific Research >> Paper Publications

晶圆级芯片尺寸封装Sn-3.0Ag-0.5Cu 焊点跌落失效模式

Release Time:2019-03-10  Hits:

Indexed by: Journal Article

Date of Publication: 2016-06-01

Journal: 中国有色金属学报(英文版)

Included Journals: EI、SCIE、CSCD、ISTIC

Volume: 26

Issue: 6

Page Number: 1663-1669

ISSN: 1003-6326

Key Words: Sn-3.0Ag-0.5Cu;晶圆级芯片尺寸封装;焊点;跌落失效模式

Abstract: 依据 JEDEC 标准采用板级跌落实验研究晶圆级芯片尺寸封装 Sn?3.0Ag?0.5Cu 焊点的跌落失效模式。发现存在六种失效模式,即发生在印刷电路板(PCB)侧的短 FR-4裂纹和完全 FR-4裂纹,以及发生在芯片侧的再布线层(RDL)与 Cu 凸点化层开裂、RDL 断裂、体钎料裂纹及体钎料与界面金属间化合物(IMC)混合裂纹。对于最外侧的焊点,由于 PCB 变形量较大且 FR-4介质层强度较低,易于形成完全 FR-4裂纹,其可吸收较大的跌落冲击能量,从而避免了其它失效模式的发生。对于内侧的焊点,先形成的短 FR-4裂纹对跌落冲击能量的吸收有限,导致在芯片侧发生失效。

Prev One:On the increase of intermetallic compound's thickness at the cold side in liquid Sn and SnAg solders under thermal gradient

Next One:Novel growth of whole preferred orientation intermetallic compound interconnects for 3D IC packaging